A technique for throughput and register optimization during resource constrained pipelined scheduling | IEEE Conference Publication | IEEE Xplore