VLSI architecture for analog bidirectional pulse-coupled neural networks | IEEE Conference Publication | IEEE Xplore