Automatic VHDL restructuring for RTL synthesis optimization and testability improvement | IEEE Conference Publication | IEEE Xplore