Compressing Deep Neural Networks Using Toeplitz Matrix: Algorithm Design and Fpga Implementation | IEEE Conference Publication | IEEE Xplore