Low power circuit techniques for optimizing power in high speed SRAMs | IEEE Conference Publication | IEEE Xplore