Low-Latency Pairing Processor Architecture Using Fully-Unrolled Quotient Pipelining Montgomery Multiplier | IEEE Conference Publication | IEEE Xplore