Circuit partitioning for low power BIST design with minimized peak power consumption | IEEE Conference Publication | IEEE Xplore