Gate oxide enhancement for whole chip ESD design between different power domains | IEEE Conference Publication | IEEE Xplore