"Parallelizing the Chambolle Algorithm for Performance-Optimized Mapping on ..."

Ivan Beretta et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2851497

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/BerettaRANSA16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/BerettaRANSA16
Ivan Beretta, Vincenzo Rana, Abdulkadir Akin, Alessandro Antonio Nacci, Donatella Sciuto, David Atienza:
Parallelizing the Chambolle Algorithm for Performance-Optimized Mapping on FPGA Devices. ACM Trans. Embed. Comput. Syst. 15(3): 44:1-44:27 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.