"Unification of PR Region floorplanning and Fine-Grained Placement for ..."

Ruining He et al. (2013)

> Home

Details and statistics

DOI: 10.1142/S0218126613500205

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/HeLMWB13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/HeLMWB13
Ruining He, Guoqiang Liang, Yuchun Ma, Yu Wang, Jinian Bian:
Unification of PR Region floorplanning and Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs. J. Circuits Syst. Comput. 22(4) (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.