default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions in Embedded Computing Systems, Volume 4
Volume 5, Number 1, February 2006
- Wei Zhang, Yuh-Fang Tsai, David Duarte, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin:
Reducing dynamic and leakage energy in VLIW architectures. 1-28 - Philippe Coussy, Emmanuel Casseau, Pierre Bomel, Adel Baganne, Eric Martin:
A formal method for hardware IP design and integration under I/O and timing constraints. 29-53 - Mauricio Varea, Bashir M. Al-Hashimi, Luis Alejandro Cortés, Petru Eles, Zebo Peng:
Dual Flow Nets: Modeling the control/data-flow relation in embedded systems. 54-81 - Nevine AbouGhazaleh, Daniel Mossé, Bruce R. Childers, Rami G. Melhem:
Collaborative operating system and compiler power management for real-time applications. 82-115 - Alexander G. Dean:
Software thread integration for embedded system display applications. 116-151 - Rajeev Alur, Thao Dang, Franjo Ivancic:
Predicate abstraction for reachability analysis of hybrid systems. 152-199 - Kiran Seth, Aravindh Anantaraman, Frank Mueller, Eric Rotenberg:
FAST: Frequency-aware static timing analysis. 200-224 - Guilin Chen, Mahmut T. Kandemir, Mary Jane Irwin, J. Ramanujam
:
Reducing code size through address register assignment. 225-258
Volume 5, Number 2, May 2006
- Ahmed Amine Jerraya, Trevor N. Mudge:
Guest editorial: Concurrent hardware and software design for multiprocessor SoC. 259-262 - Jiang Xu, Wayne H. Wolf, Jörg Henkel, Srimat T. Chakradhar:
A design methodology for application-specific networks-on-chip. 263-280 - Tero Kangas, Petri Kukkala, Heikki Orsila, Erno Salminen, Marko Hännikäinen, Timo D. Hämäläinen, Jouni Riihimäki, Kimmo Kuusilinna:
UML-based multiprocessor SoC design framework. 281-320 - Shaoxiong Hua, Gang Qu, Shuvra S. Bhattacharyya:
Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages. 321-341 - Fabiano Hessel, Vitor M. da Rosa, Carlos Eduardo Reif, César A. M. Marcon, Tatiana Gadelha Serra dos Santos:
Scheduling refinement in abstract RTOS models. 342-354 - Jingzhao Ou, Viktor K. Prasanna:
Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms. 355-382 - Mirko Loghi, Massimo Poncino, Luca Benini:
Cache coherence tradeoffs in shared-memory MPSoCs. 383-407 - James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu:
A new efficient EDA tool design methodology. 408-430 - Mehrdad Reshadi, Nikil D. Dutt, Prabhat Mishra:
A retargetable framework for instruction-set architecture simulation. 431-452 - Gokhan Memik, William H. Mangione-Smith:
Evaluating Network Processors using NetBench. 453-471 - Sumesh Udayakumaran, Angel Dominguez, Rajeev Barua:
Dynamic allocation for scratch-pad memory using compile-time decisions. 472-511
Volume 5, Number 3, August 2006
- Haisang Wu, Binoy Ravindran, E. Douglas Jensen, Peng Li:
Energy-efficient, utility accrual scheduling under resource constraints for mobile embedded systems. 513-542 - Liqian Luo, Tarek F. Abdelzaher, Tian He, John A. Stankovic:
EnviroSuite: An environmentally immersive programming framework for sensor networks. 543-576 - Catherine H. Gebotys:
A split-mask countermeasure for low-energy secure embedded systems. 577-612 - Xiaotong Zhuang, Santosh Pande:
Parallelizing load/stores on dual-bank memory embedded processors. 613-657 - Alex K. Jones, Raymond Hoare, Dara Kusic, Gayatri Mehta, Joshua Fazekas, John Foster:
Reducing power while increasing performance with supercisc. 658-686 - Alain Girault, Xavier Nicollin, Marc Pouzet:
Automatic rate desynchronization of embedded reactive programs. 687-717
Volume 5, Number 4, November 2006
- Surupa Biswas, Thomas W. Carley, Matthew S. Simpson, Bhuvan Middha, Rajeev Barua:
Memory overflow protection for embedded systems using run-time checks, reuse, and compression. 719-752 - M. Teresa Higuera-Toledano:
Hardware support for detecting illegal references in a multiapplication real-time Java environment. 753-772 - Victor L. Winter, Jason Beranek, Fares Fraij, Steve Roach, Gregory L. Wickstrom:
A transformational perspective into the core of an abstract class loader for the SSP. 773-818 - Prasad A. Kulkarni, Wankang Zhao, Stephen Hines, David B. Whalley, Xin Yuan, Robert van Engelen, Kyle A. Gallivan, Jason Hiser, Jack W. Davidson, Baosheng Cai, Mark W. Bailey, Hwashin Moon, Kyunghwan Cho, Yunheung Paek:
VISTA: VPO interactive system for tuning applications. 819-863 - Desiree Ottoni, Guilherme Ottoni, Guido Araujo, Rainer Leupers:
Offset assignment using simultaneous variable coalescing. 864-883
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:30 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
