default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHOST 2014: Arlington, VA, USA
- 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, Arlington, VA, USA, May 6-7, 2014. IEEE Computer Society 2014, ISBN 978-1-4799-4114-8
Session Split Fabrication
- Kaushik Vaidyanathan, Bishnu Prasad Das, Huseyin Ekin Sumbul, Renzhi Liu, Larry T. Pileggi:
Building trusted ICs using split fabrication. 1-6 - Meenatchi Jagasivamani, Peter Gadfort
, Michel Sika, Michael Bajura, Michael Fritze:
Split-fabrication obfuscation: Metrics and techniques. 7-12 - Kaushik Vaidyanathan, Renzhi Liu, Huseyin Ekin Sumbul, Qiuling Zhu, Franz Franchetti, Larry T. Pileggi:
Efficient and secure intellectual property (IP) design with split fabrication. 13-18
Session Hardware Trust & Characterization
- Franco Stellari, Peilin Song, Alan J. Weger, Jim Culp, A. Herbert, Dirk Pfeiffer:
Verification of untrusted chips using trusted layout and emission measurements. 19-24 - Jean-Michel Cioranesco, Jean-Luc Danger, Tarik Graba, Sylvain Guilley, Yves Mathieu, David Naccache, Xuan Thuy Ngo:
Cryptographically secure shields. 25-31 - Daisuke Fujimoto, Daichi Tanaka, Noriyuki Miura, Makoto Nagata, Yu-ichi Hayashi, Naofumi Homma, Shivam Bhasin, Jean-Luc Danger:
Side-channel leakage on silicon substrate of CMOS cryptographic chip. 32-37
Session PUFSI
- Raghavan Kumar, Wayne P. Burleson:
On design of a highly secure PUF based on non-linear current mirrors. 38-43 - Patrick Koeberl, Jiangtao Li, Anand Rajan, Wei Wu:
Entropy loss in PUF-based key generation schemes: The repetition code pitfall. 44-49 - Durga Prasad Sahoo, Sayandeep Saha, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, Hitesh Kapoor:
Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA. 50-55
Session Poster Session
- Shivam Bhasin, Tarik Graba, Jean-Luc Danger, Zakaria Najm:
A look into SIMON from a side-channel perspective. 56-59 - Franck Courbon, Philippe Loubet-Moundi, Jacques J. A. Fournier, Assia Tria:
Increasing the efficiency of laser fault injections using fast gate level reverse engineering. 60-63 - Dylan Ismari, Jim Plusquellic:
IP-level implementation of a resistance-based physical unclonable function. 64-69 - Sava Krstic, Jin Yang, David W. Palmer, Randy B. Osborne, Eran Talmor:
Security of SoC firmware load protocols. 70-75 - Kotaro Okamoto, Naofumi Homma, Takafumi Aoki, Sumio Morioka:
A hierarchical formal approach to verifying side-channel resistant cryptographic processors. 76-79 - Stjepan Picek, Baris Ege, Kostas Papagiannopoulos, Lejla Batina, Domagoj Jakobovic:
Optimality and beyond: The case of 4×4 S-boxes. 80-83 - Oliver Soll, Thomas Korak, Michael Muehlberghuber, Michael Hutter:
EM-based detection of hardware trojans on FPGAs. 84-87 - Merrielle Spain, Benjamin Fuller, Kyle Ingols, Robert K. Cunningham:
Robust keys from physical unclonable functions. 88-92 - Mostafa M. I. Taha, Patrick Schaumont:
Side-channel countermeasure for SHA-3 at almost-zero area overhead. 93-96 - Sébastien Tiran, Sébastien Ordas, Yannick Teglia, Michel Agoyan, Philippe Maurine:
A frequency leakage model for SCA. 97-100 - Kan Xiao, Md. Tauhidur Rahman, Domenic Forte, Yu Huang, Mei Su, Mohammad Tehranipoor:
Bit selection algorithm suitable for high-volume production of SRAM-PUF. 101-106 - Norimasa Yoshimizu:
Hardware trojan detection by symmetry breaking in path delays. 107-111
Session Countermeasures
- Nicolas Moro, Karine Heydemann, Amine Dehbaoui, Bruno Robisson, Emmanuelle Encrenaz:
Experimental evaluation of two software countermeasures against fault attacks. 112-117 - Xiaofei Guo, Debdeep Mukhopadhyay, Chenglu Jin, Ramesh Karri:
NREPO: Normal basis Recomputing with Permuted Operands. 118-123 - Meng-Day (Mandel) Yu, David M'Raïhi, Ingrid Verbauwhede, Srinivas Devadas:
A noise bifurcation architecture for linear additive physical functions. 124-129
Session Security Attacks
- Loïc Zussa, Jean-Max Dutertre, Jessy Clédière, Bruno Robisson:
Analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter. 130-135 - Kamil Gomina, Jean-Baptiste Rigaud, Philippe Gendrier, Philippe Candelier, Assia Tria:
Power supply glitch attacks: Design and evaluation of detection circuits. 136-141 - Sk Subidh Ali, Ozgur Sinanoglu, Samah Mohamed Saeed, Ramesh Karri:
New scan attacks against state-of-the-art countermeasures and DFT. 142-147
Session PUFS II
- Roel Maes, Vincent van der Leest:
Countering the effects of silicon aging on SRAM PUFs. 148-153 - Anirudh Iyengar, Kenneth Ramclam, Swaroop Ghosh:
DWM-PUF: A low-overhead, memory-based security primitive. 154-159 - Siva Nishok Dhanuskodi, Arunkumar Vijayakumar, Sandip Kundu:
A Chaotic Ring oscillator based Random Number Generator. 160-165
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-13 23:59 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
