"A timing driven RTL based design flow for multi-FPGA rapid prototyping ..."

Klaus Harbich (2003)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2021-07-17

- view
  authority control:
- export record
  dblp key:
  - phd/dnb/Harbich03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/dnb/Harbich03
Klaus Harbich:
A timing driven RTL based design flow for multi-FPGA rapid prototyping systems. University of Hanover, Hannover, Germany, VDI-Verlag 2003, ISBN 978-3-18-336720-7, pp. 1-99

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.