Energy optimization of multilevel cache architectures for RISC and CISC processors. - Ko, Uming; Balsara, Poras T.; Nanda, Ashwini K. (IEEE Trans. Very Large Scale Integr. Syst., 1998)