"Sleep Transistor Sizing for Leakage Power Minimization Considering Charge ..."

De-Shiuan Chiou, Shih-Hsin Chen, Shih-Chieh Chang (2009)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2008.2001247

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChiouCC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChiouCC09
De-Shiuan Chiou, Shih-Hsin Chen, Shih-Chieh Chang:
Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing. IEEE Trans. Very Large Scale Integr. Syst. 17(9): 1330-1334 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.