"Design and formal verification of a hierarchical cache coherence protocol ..."

Hemangee K. Kapoor et al. (2013)

> Home

Details and statistics

DOI: 10.1007/S11227-012-0865-8

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/KapoorKVD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/KapoorKVD13
Hemangee K. Kapoor, Praveen Kanakala, Malti Verma, Shirshendu Das:
Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors. J. Supercomput. 65(2): 771-796 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.