"Three-dimensional image processing VLSI system with network-on-chip system ..."

Yun Yang (2011)

> Home

Details and statistics

DOI: 10.1109/TCE.2011.6018893

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tce/Yang11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tce/Yang11
Yun Yang:
Three-dimensional image processing VLSI system with network-on-chip system and reconfigurable memory architecture. IEEE Trans. Consumer Electron. 57(3): 1345-1353 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.