A Dual-Loop Clock and Data Recovery Circuit With Compact Quarter-Rate CMOS Linear Phase Detector. - Tan, Yung Sern; Yeo, Kiat Seng; Boon, Chirn Chye; Do, Manh Anh (IEEE Trans. Circuits Syst. I Regul. Pap., 2012)