"Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching ..."

Takahiro Hanyu, Shunichi Kaeriyama, Michitaka Kameyama (2005)

Details and statistics

DOI:

access: closed

type: Journal Article

metadata version: 2020-04-02