"The effect of logic block architecture on FPGA performance."

Satwant Singh et al. (1992)

> Home

Details and statistics

DOI: 10.1109/4.121549

access: closed

type: Journal Article

metadata version: 2025-02-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SinghRCL92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SinghRCL92
Satwant Singh, Jonathan Rose, Paul Chow, David M. Lewis:
The effect of logic block architecture on FPGA performance. IEEE J. Solid State Circuits 27(3): 281-287 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.