"A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μm CMOS."

Hendrik van der Ploeg, Robert Remmers (1999)

> Home

Details and statistics

DOI: 10.1109/4.808905

access: closed

type: Journal Article

metadata version: 2022-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PloegR99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PloegR99
Hendrik van der Ploeg, Robert Remmers:
A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μm CMOS. IEEE J. Solid State Circuits 34(12): 1803-1811 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.