"A High-Efficiency 40.68-MHz Single-Stage Dual-Output Regulating Rectifier ..."

Ziyang Luo, Jin Liu, Hoi Lee (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3360916

access: closed

type: Journal Article

metadata version: 2024-08-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LuoLL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LuoLL24
Ziyang Luo, Jin Liu, Hoi Lee:
A High-Efficiency 40.68-MHz Single-Stage Dual-Output Regulating Rectifier With ZVS and Synchronous PFM Control for Wireless Powering. IEEE J. Solid State Circuits 59(8): 2418-2429 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.