


default search action
"A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset ..."
Dengquan Li et al. (2020)
- Dengquan Li
, Zhangming Zhu
, Jiaxin Liu
, Haoyu Zhuang
, Yintang Yang, Nan Sun
:
A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. IEEE J. Solid State Circuits 55(11): 3051-3063 (2020)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.