"Reconfigurable Networks on Chip: DRNoC architecture."

Yana Esteves Krasteva, Eduardo de la Torre, Teresa Riesgo (2010)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2010.04.003

access: closed

type: Journal Article

metadata version: 2020-02-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/KrastevaTR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/KrastevaTR10
Yana Esteves Krasteva, Eduardo de la Torre, Teresa Riesgo:
Reconfigurable Networks on Chip: DRNoC architecture. J. Syst. Archit. 56(7): 293-302 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.