"Design of a pseudo-log image transform hardware accelerator in a ..."

Shahzad Ahmad Butt et al. (2014)

> Home

Details and statistics

DOI: 10.1117/1.JEI.23.5.053012

access: closed

type: Journal Article

metadata version: 2022-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jei/ButtMRL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jei/ButtMRL14
Shahzad Ahmad Butt, Stéphane Mancini, Frédéric Rousseau, Luciano Lavagno:
Design of a pseudo-log image transform hardware accelerator in a high-level synthesis-based memory management framework. J. Electronic Imaging 23(5): 053012 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.