"Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port ..."

Reza Molavi et al. (2013)

> Home

Details and statistics

DOI: 10.1155/2013/364982

access: open

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jece/MolaviDZM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jece/MolaviDZM13
Reza Molavi, Hormoz Djahanshahi, Rod Zavari, Shahriar Mirabbasi:
Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration. J. Electr. Comput. Eng. 2013: 364982:1-364982:8 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.