default search action
"A low jitter and fast locking all digital phase locked loop with flash ..."
Jagdeep Kaur Sahani, Anil Singh, Alpana Agarwal (2022)
- Jagdeep Kaur Sahani, Anil Singh, Alpana Agarwal:
A low jitter and fast locking all digital phase locked loop with flash based time to digital converter and gain calibrated voltage controlled oscillator. Int. J. Circuit Theory Appl. 50(8): 2900-2912 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.