"Power minimisation during field programmable gate array placement."

Kristofer Vorwerk et al. (2010)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2009.0008

access: closed

type: Journal Article

metadata version: 2020-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/VorwerkKPKRDH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/VorwerkKPKRDH10
Kristofer Vorwerk, Andrew A. Kennings, Val Pevzner, Arun Kundu, Madhu Raman, Julien Dunoyer, Yaun-shung Hsu:
Power minimisation during field programmable gate array placement. IET Comput. Digit. Tech. 4(3): 170-183 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.