"Software and hardware co-design of AI high-rate chips for parallel ..."

Haiqiang Li, Zhimei Ling, Chaoyi Yang (2024)

> Home

Details and statistics

DOI: 10.3233/IDT-240112

access: closed

type: Journal Article

metadata version: 2025-01-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/idt/LiLY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/idt/LiLY24
Haiqiang Li, Zhimei Ling, Chaoyi Yang:
Software and hardware co-design of AI high-rate chips for parallel training of edge intelligence. Intell. Decis. Technol. 18(4): 3259-3276 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.