default search action
"CMOS Scaling for sub-90 nm to sub-10 nm."
Hiroshi Iwai (2004)
- Hiroshi Iwai:
CMOS Scaling for sub-90 nm to sub-10 nm. VLSI Design 2004: 30-
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.