"FPGA in Rough Set Based Core and Reduct Computation."

Tomasz Grzes, Maciej Kopczynski, Jaroslaw Stepaniuk (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-41299-8_25

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rskt/GrzesKS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rskt/GrzesKS13
Tomasz Grzes, Maciej Kopczynski, Jaroslaw Stepaniuk:
FPGA in Rough Set Based Core and Reduct Computation. RSKT 2013: 263-270

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.