"Testing Skew and Logic Faults in SoC Interconnects."

Nestor Hernandez, Víctor H. Champac (2008)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2008.93

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HernandezC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HernandezC08
Nestor Hernandez, Víctor H. Champac:
Testing Skew and Logic Faults in SoC Interconnects. ISVLSI 2008: 151-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.