"A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS."

Zhiheng Cao, Shouli Yan, Yunchu Li (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523297

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CaoYL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CaoYL08
Zhiheng Cao, Shouli Yan, Yunchu Li:
A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS. ISSCC 2008: 542-543

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.