"An efficent clustering algorithm for low power clock tree synthesis."

Rupesh S. Shelar (2007)

> Home

Details and statistics

DOI: 10.1145/1231996.1232037

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/Shelar07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/Shelar07
Rupesh S. Shelar:
An efficent clustering algorithm for low power clock tree synthesis. ISPD 2007: 181-188

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.