default search action
"High-Speed Timing Verification Scheme Using Delay Tables for a ..."
Tasuku Nagai, Naoya Onizawa, Takahiro Hanyu (2008)
- Tasuku Nagai, Naoya Onizawa, Takahiro Hanyu:
High-Speed Timing Verification Scheme Using Delay Tables for a Large-Scaled Multiple-Valued Current-Mode Circuit. ISMVL 2008: 70-75
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.