"A placement optimization technique for 3D IC."

Sabyasachee Banerjee et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISED.2017.8303930

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ised/BanerjeeMVD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/BanerjeeMVD17
Sabyasachee Banerjee, Subhashis Majumder, Abhishek Varma, Debesh K. Das:
A placement optimization technique for 3D IC. ISED 2017: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.