"Clock skew reduction for stacked chips using multiple source buffers."

Nanako Niioka et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISCIT.2015.7458373

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscit/NiiokaIFMFK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscit/NiiokaIFMFK15
Nanako Niioka, Masashi Imai, Masa-Aki Fukase, Yuuki Miura, Kaoru Furumi, Atsushi Kurokawa:
Clock skew reduction for stacked chips using multiple source buffers. ISCIT 2015: 327-330

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.