"An area- and power-efficient half-rate clock and data recovery circuit."

Yen-Long Lee et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2014.6865588

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LeeCCCGH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LeeCCCGH14
Yen-Long Lee, Soon-Jyh Chang, Rong-Sing Chu, Yen-Chi Chen, Jih Ren Goh, Chung-Ming Huang:
An area- and power-efficient half-rate clock and data recovery circuit. ISCAS 2014: 2129-2132

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.