High performance low overhead template-based Cell-Interleave Pipeline (TCIP) for asynchronous-logic QDI circuits. - Ho, Weng-Geng; Liu, Nan; Ne, Kyaw Zwa Lwin; Chong, Kwen-Siong; Gwee, Bah-Hwee; Chang, Joseph Sylvester (2016)