"Static Address Generation Easing: a design methodology for parallel ..."

Cyrille Chavet et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2010.5495535

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/ChavetCUM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/ChavetCUM10
Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin:
Static Address Generation Easing: a design methodology for parallel interleaver architectures. ICASSP 2010: 1594-1597

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.