"Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing ..."

Yazhou Zu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/HPCA.2019.00031

access: closed

type: Conference or Workshop Paper

metadata version: 2019-04-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpca/ZuRLR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/ZuRLR19
Yazhou Zu, Daniel Richins, Charles Lefurgy, Vijay Janapa Reddi:
Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server. HPCA 2019: 106-119

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.