"Spiking Row-by-Row FPGA Multi-Kernel and Multi-Layer Convolution Processor."

Ricardo Tapiador-Morales et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00046

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/Tapiador-Morales19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/Tapiador-Morales19
Ricardo Tapiador-Morales, Antonio Rios-Navarro, Juan Pedro Dominguez-Morales, Daniel Gutierrez-Galan, Alejandro Linares-Barranco:
Spiking Row-by-Row FPGA Multi-Kernel and Multi-Layer Convolution Processor. FPL 2019: 248-249

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.