"A VHDL-based design methodology: the design experience of a high ..."

Maurizio Valle et al. (1994)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2015-11-11

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/eurodac/ValleCCNB94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/ValleCCNB94
Maurizio Valle, Daniele D. Caviglia, Marco Cornero, Giovanni Nateri, Luciano Briozzo:
A VHDL-based design methodology: the design experience of a high performance ASIC chip. EURO-DAC 1994: 664-669

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.