"Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled ..."

Mukesh Ranjan et al. (2004)

> Home

Details and statistics

DOI: 10.1109/DATE.2004.1268911

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/RanjanVASVG04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RanjanVASVG04
Mukesh Ranjan, Wim Verhaegen, Anuradha Agarwal, Hemanth Sampath, Ranga Vemuri, Georges G. E. Gielen:
Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models. DATE 2004: 604-609

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.