"Design space exploration of FPGA accelerators for convolutional neural ..."

Atul Rahman et al. (2017)

> Home

Details and statistics

DOI: 10.23919/DATE.2017.7927162

access: closed

type: Conference or Workshop Paper

metadata version: 2017-08-14

- view
  authority control:
- export record
  dblp key:
  - conf/date/RahmanOLC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RahmanOLC17
Atul Rahman, Sangyun Oh, Jongeun Lee, Kiyoung Choi:
Design space exploration of FPGA accelerators for convolutional neural networks. DATE 2017: 1147-1152

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.