"A delay-optimized universal FPGA routing architecture."

Fang Wu et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2009.4796469

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/FangHLJYJ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/FangHLJYJ09
Fang Wu, Huowen Zhang, Lei Duan, Jinmei Lai, Yuan Wang, Jiarong Tong:
A delay-optimized universal FPGA routing architecture. ASP-DAC 2009: 135-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.