A floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting FPGA designs. - Fujiwara, Koichi; Abe, Shin-ya; Kawamura, Kazushi; Yanagisawa, Masao; Togawa, Nozomu (2014)