"PATS: pattern aware scheduling and power gating for GPGPUs."

Qiumin Xu, Murali Annavaram (2014)

> Home

Details and statistics

DOI: 10.1145/2628071.2628105

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEpact/XuA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEpact/XuA14
Qiumin Xu, Murali Annavaram:
PATS: pattern aware scheduling and power gating for GPGPUs. PACT 2014: 225-236

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.