default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDReiner W. Hartenstein
Person information
- affiliation: Kaiserslautern University of Technology, Germany
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – 2019
- 2013
[c80]Reiner W. Hartenstein:
The tunnel vision syndrome: Massively delaying progress. ASAP 2013: 1
2000 – 2009
- 2008
- [c79]Reiner W. Hartenstein:
The von Neumann Syndrome and the CS Education Dilemma. ARC 2008: 3 - 2007
- [c78]Reiner W. Hartenstein:
The Neumann Syndrome calls for a revolution. HPRCTA 2007 - 2006
- [j24]Reiner W. Hartenstein:
Mehr Effizienz durch Configware: auch für Supercomputing. Prax. Inf.verarb. Kommun. 29(2): 111-118 (2006) - [j23]Mauricio Ayala-Rincón
, Carlos H. Llanos, Ricardo P. Jacobi, Reiner W. Hartenstein:
Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic. ACM Trans. Design Autom. Electr. Syst. 11(2): 251-281 (2006) - [c77]Reiner W. Hartenstein:
From Organic Computing to Reconfigurable Supercomputing. ARCS Workshops 2006: 229- - [c76]Carlos Morra, M. Sackmann, Sunil Shukla, Jürgen Becker, Reiner W. Hartenstein:
From Equation to VHDL: Using Rewriting Logic for Automated Function Generation. FPL 2006: 1-4 - [c75]Reiner W. Hartenstein:
RAW keynote 2: new horizons of very high performance computing (VHPC): hurdles and chances. IPDPS 2006 - [c74]Peter Wintermayr, Reiner W. Hartenstein, Heinrich Meyr, Steve Leibson:
Flexibility and low power: a contradiction in terms? ISLPED 2006: 375 - [c73]Carlos Morra, M. Sackmann, Jürgen Becker, Reiner W. Hartenstein:
Using Rewriting Logic to Generate Different Implementations of Polynomial Approximations in Coarse-Grained Architectures. ReCoSoC 2006: 46-51 - [c72]Reiner W. Hartenstein:
The re-definition of low power design for HPC: a paradigm shift. SBCCI 2006: 7 - [p1]Reiner W. Hartenstein:
Morphware and Configware. Handbook of Nature-Inspired and Innovative Computing 2006: 343-386 - 2005
- [c71]Carlos Morra, Jürgen Becker, Mauricio Ayala-Rincón, Reiner W. Hartenstein:
FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations. FPL 2005: 25-30 - 2004
- [c70]Reiner W. Hartenstein:
The digital divide of computing. Conf. Computing Frontiers 2004: 357-362 - [c69]Mauricio Ayala-Rincón, Ricardo P. Jacobi, Luis Gustavo A. Carvalho, Carlos H. Llanos, Reiner W. Hartenstein:
Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic. SBCCI 2004: 248-253 - [c68]Reiner W. Hartenstein:
The changing role of computer architecture education within CS curricula: invited presentation. WCAE 2004: 2 - [c67]Ricardo P. Jacobi, Mauricio Ayala-Rincón, Luis Gustavo A. Carvalho, Carlos H. Llanos, Reiner W. Hartenstein:
Reconfigurable Systems for Sequence Alignment and for General Dynamic Programming. WOB 2004: 25-32 - 2003
- [j22]Jürgen Becker, Reiner W. Hartenstein:
Configware and morphware going mainstream. J. Syst. Archit. 49(4-6): 127-142 (2003) - [c66]Mauricio Ayala-Rincón, Ricardo P. Jacobi, Carlos H. Llanos, Reiner W. Hartenstein:
Using Rewriting-Logic Notation for Funcional Verification in Data-Stream Based Reconfigurable Computing. FDL 2003: 492-504 - [c65]Reiner W. Hartenstein:
Are We Really Ready for the Breakthrough? IPDPS 2003: 170 - [c64]Mauricio Ayala-Rincón, Rodrigo Borges Nogueira, Carlos H. Llanos, Ricardo P. Jacobi, Reiner W. Hartenstein:
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic. SBCCI 2003: 205-210 - [c63]Mauricio Ayala-Rincón, Rodrigo Borges Nogueira, Carlos H. Llanos, Ricardo P. Jacobi, Reiner W. Hartenstein:
Efficient Computation of Algebraic Operations over Dynamically Reconfigurable Systems Specified by Rewriting-Logic Environments. SCCC 2003: 60- - 2002
- [j21]Mauricio Ayala-Rincón, Reiner W. Hartenstein, Rinaldi Maya Neto, Ricardo P. Jacobi, Carlos H. Llanos:
Architectural Specification, Exploration and Simulation Through Rewriting-Logic. Rev. Colomb. de Computación 3(2) (2002) - [c62]Reiner W. Hartenstein:
Disruptive Trends by Data-Stream-Based Computing. FPL 2002: 4 - [c61]Reiner W. Hartenstein:
Trends in reconfigurable logic and reconfigurable computing. ICECS 2002: 801-808 - [c60]Michael Herz, Reiner W. Hartenstein, Miguel Miranda, Erik Brockmeyer, Francky Catthoor:
Memory addressing organization for stream-based reconfigurable computing. ICECS 2002: 813-817 - [c59]Mauricio Ayala-Rincón, Rinaldi Maya Neto, Ricardo P. Jacobi, Carlos H. Llanos, Reiner W. Hartenstein:
Applying ELAN Strategies in Simulating Processors over Simple Architectures. WRS 2002: 84-99 - 2001
- [c58]Reiner W. Hartenstein:
Coarse grain reconfigurable architecture (embedded tutorial). ASP-DAC 2001: 564-570 - [c57]Reiner W. Hartenstein:
A decade of reconfigurable computing: a visionary retrospective. DATE 2001: 642-649 - [c56]Reiner W. Hartenstein:
Reconfigurable Computing: A New Business Model and its Impact on SoC Design. DSD 2001: 103-111 - 2000
- [c55]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array. ASP-DAC 2000: 163-168 - [c54]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
Synthesis and domain-specific optimization of KressArray-based reconfigurable computing engines (poster abstract). FPGA 2000: 222 - [c53]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures. FPL 2000: 389-399 - [c52]Reiner W. Hartenstein, Thomas Hoffmann, Ulrich Nageldinger:
Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures. PATMOS 2000: 118-128 - [e6]Reiner W. Hartenstein, Herbert Grünbacher:
Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, 10th International Workshop, FPL 2000, Villach, Austria, August 27-30, 2000, Proceedings. Lecture Notes in Computer Science 1896, Springer 2000, ISBN 3-540-67899-9 [contents]
1990 – 1999
- 1999
- [c51]Reiner W. Hartenstein, Michael Herz, Ulrich Nageldinger, Thomas Hoffmann:
An Internet Based Development Framework for Reconfigurable Computing. FPL 1999: 155-164 - [c50]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
Mapping Applications onto Reconfigurable Kress Arrays. FPL 1999: 385-390 - [c49]Reiner W. Hartenstein, Veljko M. Milutinovic:
Configware: From Glue Logic Synthesis to Reconfigurable Computing Systems- Introduction. HICSS 1999 - [e5]Patrick Lysaght, James Irvine, Reiner W. Hartenstein:
Field-Programmable Logic and Applications, 9th International Workshop, FPL'99, Glasgow, UK, August 30 - September 1, 1999, Proceedings. Lecture Notes in Computer Science 1673, Springer 1999, ISBN 3-540-66457-2 [contents] - 1998
- [c48]Jürgen Becker, Reiner W. Hartenstein, Michael Herz, Ulrich Nageldinger:
Parallelization in Co-Compilation for Configurable Accelerators. ASP-DAC 1998: 23-33 - [c47]Reiner W. Hartenstein, Michael Herz, Frank Gilbert:
Designing for Xilinx XC6200 FPGAs. FPL 1998: 29-38 - [c46]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators. FPL 1998: 189-198 - [c45]Reiner W. Hartenstein:
Introduction to the Configware Minitrack: Hardware and Software Come Closer. HICSS (7) 1998: 168 - [c44]Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger:
On Reconfigurable Co-processing Units. IPPS/SPDP Workshops 1998: 67-72 - [c43]Jürgen Becker, Reiner W. Hartenstein:
Real-Time Prototyping in Microprocessor/Accelerator Symbiosis. International Workshop on Rapid System Prototyping 1998: 32-38 - [e4]Reiner W. Hartenstein, Andres Keevallik:
Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, 8th International Workshop, FPL'98, Tallinn, Estonia, August 31 - September 3, 1998, Proceedings. Lecture Notes in Computer Science 1482, Springer 1998, ISBN 3-540-64948-4 [contents] - 1997
- [j20]William H. Mangione-Smith, Brad Hutchins, David L. Andrews, André DeHon, Carl Ebeling, Reiner W. Hartenstein, Oskar Mencer, John Morris, Krishna V. Palem, Viktor K. Prasanna, Henk A. E. Spaanenburg:
Seeking Solutions in Configurable Computing. Computer 30(12): 38-43 (1997) - [c42]Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Ulrich Nageldinger:
A Novel Universal Sequencer Hardware. ARCS 1997: 143-152 - [c41]Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Ulrich Nageldinger:
A Novel Sequencer Hardware for Application Specific Computing. ASAP 1997: 392-401 - [c40]Reiner W. Hartenstein, Jürgen Becker:
Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators. CODES 1997: 141-145 - [c39]Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Ulrich Nageldinger:
Data scheduling to increase performance of parallel accelerators. FPL 1997: 294-303 - [c38]Rainer Kress, Reiner W. Hartenstein, Ulrich Nageldinger:
An operating system for custom computing machines based on the Xputer paradigm. FPL 1997: 304-313 - [c37]Reiner W. Hartenstein, Jürgen Becker:
A Two-level Co-Design Framework for Xputer-based data-driven reconfigurable Accelerators. HICSS (5) 1997: 125-134 - [c36]Reiner W. Hartenstein, Jürgen Becker:
Hardware/Software Co-Design for Data-Driven Xputer-based Accelerators. VLSI Design 1997: 146-150 - 1996
- [b3]Reiner W. Hartenstein:
Null Bock auf High Tech - Arbeitsplatz-Export: nur weil die Löhne zu hoch sind? IT Press 1996, ISBN 978-3-929814-06-4, pp. I-IX, 1-160 - [j19]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress, Helmut Reinig:
High-performance computing using a reconfigurable accelerator. Concurr. Pract. Exp. 8(6): 429-443 (1996) - [c35]Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Rainer Kress, Ulrich Nageldinger:
A Synthesis System For Bus-Based Wavefront Array Architectures. ASAP 1996: 274-283 - [c34]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress:
Two-level Partitioning of Image Processing Algorithms for the Parallel Map-oriented Machine. CODES 1996: 77-84 - [c33]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress:
Two-Level Hardware/Software Partitioning Using CoDe-X. ECBS 1996: 395- - [c32]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress:
An Embedded Accelerator for Real-Time Image Processing. RTS 1996: 83-88 - [c31]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress:
Custom Computing Machines vs. Hardware/Software Codesign: From a globalized point of view. FPL 1996: 65-76 - [c30]Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Rainer Kress, Ulrich Nageldinger:
A Partitioning Programming Environment for a Novel Parallel Architecture. IPPS 1996: 544-548 - [c29]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress, Helmut Reinig:
CoDe-C: A Novel Two-Level Hardware/Software Co-Design Framework. VLSI Design 1996: 81-84 - [e3]Reiner W. Hartenstein, Manfred Glesner:
Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 6th International Workshop on Field-Programmable Logic, FPL '96, Darmstadt, Germany, September 23-25, 1996, Proceedings. Lecture Notes in Computer Science 1142, Springer 1996, ISBN 3-540-61730-2 [contents] - 1995
- [j18]Reiner W. Hartenstein:
Custom Computing Machines - Das aktuelle Schlagwort. Inform. Spektrum 18(4): 228-229 (1995) - [j17]Reiner W. Hartenstein:
Hardware/Software Co-Design - Das aktuelle Schlagwort. Inform. Spektrum 18(5): 286-287 (1995) - [c28]Reiner W. Hartenstein, Jürgen Becker, Rainer Kress, Helmut Reinig, Karin Schmidt:
A Parallelizing Compilation Method for the Map-oriented Machine. ASAP 1995: 129-132 - [c27]Reiner W. Hartenstein, Rainer Kress:
A datapath synthesis system for the reconfigurable datapath architecture. ASP-DAC 1995 - [c26]Reiner W. Hartenstein, Karin Schmidt:
Combining structural and procedural programming by parallelizing compilation. SAC 1995: 130-134 - 1994
- [b2]Reiner W. Hartenstein:
Wozu noch Mikro-Chips? - Einführung in Methoden der Technischen Informatik zur Anwendung der Mikroelektronik für die Wettbewerbsfähigkeit unserer Wirtschaft: Sachbuch und Textbuch. Geschichte der verpaßten Gelegenheiten: Standort Deutschland, IT Press 1994, ISBN 978-3-929814-00-2, pp. 1-542 - [c25]Reiner W. Hartenstein, Rainer Kress, Helmut Reinig:
A dynamically reconfigurable wavefront array architecture for evaluation of expressions. ASAP 1994: 404-414 - [c24]Reiner W. Hartenstein, Rainer Kress, Helmut Reinig:
A New FPGA Architecture for Word-Oriented Datapaths. FPL 1994: 144-155 - [c23]Andreas Ast, Jürgen Becker, Reiner W. Hartenstein, Rainer Kress, Helmut Reinig, Karin Schmidt:
Data-Procedural Languages for FPL-based Machines. FPL 1994: 183-195 - [e2]Reiner W. Hartenstein, Michal Servít:
Field-Programmable Logic, Architectures, Synthesis and Applications, 4th International Workshop on Field-Programmable Logic and Applications, FPL '94, Prague, Czech Republic, September 7-9, 1994, Proceedings. Lecture Notes in Computer Science 849, Springer 1994, ISBN 3-540-58419-6 [contents] - 1993
- [j16]Rainer Kress, Elmar U. K. Melcher, Reiner W. Hartenstein, Michel Dana:
CMOS interconnect modelling for timing analysis. Microprocess. Microprogramming 37(1-5): 7-10 (1993) - [e1]Herbert Grünbacher, Reiner W. Hartenstein:
Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992, Selected Papers. Lecture Notes in Computer Science 705, Springer 1993, ISBN 3-540-57091-8 [contents] - 1992
- [j15]Reiner W. Hartenstein, Alexander G. Hirschbiel, Karin Schmidt, M. Weber:
A novel paradigm of parallel computation and its use to implement simple high-performance hardware. Future Gener. Comput. Syst. 7(2-3): 181-198 (1992) - [c22]Andreas Ast, Reiner W. Hartenstein, Rainer Kress, Helmut Reinig, Karin Schmidt:
Novel High Performance Machine Paradigms and Fast- Turnaround ASIC Design Methods. FPL 1992: 211-217 - [c21]Joachim Blödel, Markus Brandstetter, Peter Conradi, Walter Drangmeister, Reiner W. Hartenstein, Dietmar Schroeder:
An Information Model Describing the Exchange of IC Technology Data. Electronic Design Automation Frameworks 1992: 9-19 - 1991
- [j14]Franz-Josef Brandenburg, Werner Freise, Winfried Görke, Reiner W. Hartenstein, P. Kühn, H. J. Schmitt:
Gemeinsame Stellungnahme der Fakultätentage Elektrotechnik und Informatik zur Abstimmung ihrer Fachgebierte im Bereich Informationstechnik. Inform. Spektrum 14(3): 163-167 (1991) - 1990
- [c20]Reiner W. Hartenstein, Alexander G. Hirschbiel, M. Weber:
Xputers: An Open Family of Non-Von Neumann Architectures. ARCS 1990: 45-58 - [c19]Reiner W. Hartenstein, Alexander G. Hirschbiel, M. Weber:
A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware. CONPAR 1990: 51-62 - [c18]Reiner W. Hartenstein, Alexander G. Hirschbiel, Michael Riedmüller, Karin Schmidt, M. Weber:
Automatic Synthesis of Cheap Hardware Accelerators for Signal Processing and Image Processing. DAGM-Symposium 1990: 404-417 - [c17]Reiner W. Hartenstein, Alexander G. Hirschbiel, M. Weber:
The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration. ICPP (1) 1990: 609-610 - [c16]Reiner W. Hartenstein, Alexander G. Hirschbiel, M. Weber:
Xputers: very high throughput by innovative computing principles. Jerusalem Conference on Information Technology 1990: 43-50 - [c15]Reiner W. Hartenstein, Alexander G. Hirschbiel, Karin Lemmert, Michael Riedmüller, Karin Schmidt, M. Weber:
Xputer use in image processing and digital signal processing. VCIP 1990
1980 – 1989
- 1989
- [j13]Reiner W. Hartenstein, Karin Lemmert, Michael Riedmüller:
Synthesis of systolic architectures using the SYS3 system. Microprocessing and Microprogramming 27(1-5): 479-486 (1989) - [j12]Gerold Alfs, Reiner W. Hartenstein, Andrea Wodtko:
Explicit fault modeling and hierarchical test pattern generation in the KARATE system. Microprocessing and Microprogramming 27(1-5): 675-680 (1989) - 1988
- [j11]Joachim Blödel, Reiner W. Hartenstein, Wolfgang Nebel, Michael Ryba:
A technology description method for generalized layout / circuit relations. Microprocess. Microprogramming 23(1-5): 15-20 (1988) - [j10]Reiner W. Hartenstein:
Microelectronics: VLSI design tools I. Microprocess. Microprogramming 24(1-5): 337 (1988) - [c14]Reiner W. Hartenstein, Michael Ryba:
Partitionierungsschemata für Rechnerstrukturen. GI Jahrestagung (2) 1988: 246-262 - [c13]Reiner W. Hartenstein, K. W. Jörg, Udo Welters:
MLED - Ein Mehrebenen Graphik Editor für den VLSI-Entwurf. GI Jahrestagung (2) 1988: 281-288 - [c12]Gerold Alfs, Reiner W. Hartenstein, Andrea Wodtko:
The KARL/KARATE system - integrating functional test development into a CAD environment for VLSI. ICCD 1988: 209-212 - [c11]Gerold Affs, Reiner W. Hartenstein, Andrea Wodtko:
The KARL/KARATE System: Automatic Test Pattern Generation Based on RT Level Descriptions. ITC 1988: 230-235 - 1987
- [j9]Reiner W. Hartenstein, Alexander Hirschbiel, M. Weber:
A flexible architecture for image processing. Microprocess. Microprogramming 21(1-5): 65-71 (1987) - [j8]Reiner W. Hartenstein, Udo Welters:
MLED: A multiple abstraction level graphical editor. Microprocess. Microprogramming 21(1-5): 585-590 (1987) - [c10]Reiner W. Hartenstein, Udo Welters:
Mehrebenenen-Graphik-Editor MLED als DBMS für VLSI-Simulation. Simulationstechnik 1987: 250-257 - 1983
- [j7]Reiner W. Hartenstein:
Silicon Compiler - Das aktuelle Schlagwort. Inform. Spektrum 6(4): 223-224 (1983) - 1982
- [j6]Reiner W. Hartenstein:
KARL-II - eine Sprache zur Spezifikation beim Entwurf Kundenspezifischer Digitalbausteine. Angew. Inform. 24(12): 581-591 (1982) - [c9]Reiner W. Hartenstein:
Die "Neue Mikroelektronik" in der Informatik: Voraussetzungen und Auswirkungen. GI Jahrestagung 1982: 30-44 - 1981
- [j5]Reiner W. Hartenstein:
VLSI-Algorithmen - Das aktuelle Schlagwort. Inform. Spektrum 4(2): 124 (1981) - 1980
- [j4]Reiner W. Hartenstein:
VLSI-Bausteine in geringen Stückzahlen für Spezial-Anwendungen. Elektron. Rechenanlagen 22(4): 159-173 (1980) - [c8]J. Dieckmann, Reiner W. Hartenstein, Werner Konrad:
Software-Zuverlässigkeit mit Rechnernetz-Baukästen verteilter Programmierung. Hardware für Software 1980: 188-197 - [c7]Reiner W. Hartenstein, Peter Liell:
Ein Compiler für die Register Transfer-Sprache KARL-2. GI Jahrestagung 1980: 559
1970 – 1979
- 1977
- [b1]Reiner W. Hartenstein:
Fundamentals of Structured Hardware Design. North-Holland 1977, ISBN 978-0-444-85007-2, pp. I-XIV, 1-323 - 1974
- [j3]Reiner W. Hartenstein:
Letter to membership from incoming chairman (CAN, Oct. 73). SIGARCH Comput. Archit. News 3(1): 19-22 (1974) - [c6]Reiner W. Hartenstein:
Konzepte der Mikroprogrammierung. ARCS 1974: 22-42 - [c5]Reiner W. Hartenstein:
Microprogramming concepts - a step towards structured hardware design. MICRO 1974: 59-65 - 1973
- [c4]Reiner W. Hartenstein:
Hierarchy of Interpreters for Modelling Complex Digital Systems. GI Jahrestagung 1973: 261-269, 508 - [c3]Reiner W. Hartenstein:
Increasing Hardware Complexity - A Challenge to Computer Architecture Education. ISCA 1973: 201-206 - [c2]Reiner W. Hartenstein, Klaus D. Mueller:
A microprogrammable display processor concept. MICRO 1973: 129-130 - 1972
- [c1]Reiner W. Hartenstein:
Experimentiersystem für ein technisches Informatikpraktikum. GI Jahrestagung 1972: 406-413 - 1971
- [j2]Reiner W. Hartenstein:
Synthese endlicher Automaten bei Problemen der Erkennung, Klassifikation und Informationsreduktion. J. Inf. Process. Cybern. 7(5/6): 331-353 (1971) - 1970
- [j1]Reiner W. Hartenstein:
Suchlistenstrukturen zur Darstellung gerichteter Graphen und deren Anwendung bei Synthese und Minimierung spezieller endlicher Automaten. Elektron. Rechenanlagen 12(4): 208-216 (1970)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-01-20 22:56 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
