Fatemeh Aezinia

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◁ ▶ joint publications with coauthor community group 1

> Home > Persons > Fatemeh Aezinia

Publications

2007
[j1]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/ieiceee/AeziniaA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/AeziniaA07
Fatemeh Aezinia, Ali Afzali-Kusha:
Low power high performance level converter for dual supply voltage systems. IEICE Electron. Express 4(9): 306-311 (2007)
2006
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/AeziniaNA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/AeziniaNA06
Fatemeh Aezinia, S. Najafzadeh, Ali Afzali-Kusha:
Novel High Speed and Low Power Single and Double Edge-Triggered Flip-Flops. APCCAS 2006: 1383-1386
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/AeziniaF06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/AeziniaF06
Fatemeh Aezinia, Behjat Forouzandeh:
A Novel Low Power NOR gate in SOI CMOS Technology. APCCAS 2006: 1403-1405
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/AeziniaAL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/AeziniaAL06
Fatemeh Aezinia, Ali Afzali-Kusha, Caro Lucas:
Optimizing High Speed Flip-Flop Using Genetic Algorithm. APCCAS 2006: 1787-1790
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Kheradmand-BoroujeniAA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Kheradmand-BoroujeniAA06
Bahman Kheradmand Boroujeni, Fatemeh Aezinia, Ali Afzali-Kusha:
High performance circuit techniques for dynamic OR gates. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.